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• A 120µm x 180µm square diode was fabricated, tested and
characterized
• Carrier lifetime in base extracted as 0.23µs, ideality factors of
1.57 (90 mV/decade) and 2.16 (130 mV/decade) and high series
resistance
• First time MLD fabricated diode has been reported
• MLD involves the formation of self-assembled monolayers of
dopant containing molecules on the surface of crystalline
silicon which are driven in with a rapid thermal process
• Silicon is reacted with diethyl 1-propylphosphonate and
mesitylene in a 1:25 vol/vol ratio for 2 hours at 120°C
• Container had to be:
• Sealed with inlet/outlet for argon
• Able to condense vapors
• Withstand over 120°C
• Be resistant to toluene-based chemical
• Best Design
• Container chosen locks and seals
• Hole drilled in top to connect to existing condenser setup
• Had to design method to connect glass (condenser) to
metal container
• Chose 3D printed nylon sleeve for its high chemical and
temperature resistance
• To verify the container properly dopes phosphorus, sheet
resistance measurements were taken and match collected data
on pieces
• Secondary Ion Mass Spectrometry shows phosphorus doping
that matches doping concentration of wafer pieces. Profile
investigation in underway with NREL
V. Doping Characterization • The design dopes full 6” wafers with similar results to historicaldata performed at RIT
• Diode fabrication characterized MLD junction for first time
• MLD for p-type dopant
• MLD for source/drain and polysilicon of FETs
• MLD for selective emitters for solar cells
• MLD for through-silicon via doping
• MLD for conformal doping of FinFETs
• [1] J. C. Ho, et al., Nano Letters, vol. 9, pp. 725-730, Feb 2009.
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I. Project Objectives
Goal: To develop a method of performing MonoLayer Doping
on full 6” wafers using the current knowledge of the process
performed on wafer pieces
Secondary: To characterize the doping process with the use of
metrology measurements
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• Wish to implement MLD process on compatible 6” wafer
processes, such as CMOS, at RIT
• Applications of MLD include:
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Shallow Profiles are Difficult
Hazardous Materials






6” Wafer 213 Ω/□ 1126 Ω/□
Piece: 191 Ω/□ 1031 Ω/□
